Abstract-The most widely used architecture in large-area amorphous silicon (a-Si) flat panel imagers is a passive pixel sensor (PPS), which consists of a detector and a readout switch. While the PPS has the advantage of being compact and amenable toward high-resolution imaging, reading small PPS output signals requires external column charge amplifiers that produce additional noise and reduce the minimum readable sensor input signal. This work presents a current-mediated amorphous silicon active pixel readout circuit that performs on-pixel amplification of noise-vulnerable sensor input signals to minimize the effect of external readout noise sources associated with "off-chip" charge amplifiers. Results indicate excellent small-signal linearity along with a high, and programmable, charge gain. In addition, the active pixel circuit shows immunity to shift in threshold voltage that is characteristic of a-Si devices. Preliminary circuit noise results and analysis appear promising for its use in noise-sensitive, large-area, medical diagnostic imaging applications such as digital fluoroscopy.
I. INTRODUCTION
A MORPHOUS silicon (a-Si) active matrix flat panel imagers (AMFPIs) have gained considerable significance in large-area flat panel digital imaging applications [1] , in view of their large-area readout capability. The pixel, forming the fundamental unit of the imager, consists of a detector and readout circuit to efficiently transfer the collected electrons to external readout electronics for data acquisition. The pixel architecture most widely used is based on the passive pixel sensor (PPS) [1] . An example is the amorphous selenium (a-Se)-based photoconductor detection scheme where the readout circuit consists of a storage capacitor and a thin-film transistor (TFT) readout switch [2] . The storage capacitor accumulates signal charge during the integration period and transfers the collected charge to an external charge amplifier via the TFT switch during readout. While the PPS architecture has the advantage of being compact and thus amenable to high-resolution imaging, reading the small output signal of the PPS for low-input-signal, large-area applications (e.g., fluoroscopy [2] ) is extremely challenging and requires costly, high-performance, and sometimes custom-made charge amplifiers [3] . More importantly, if external noise sources (e.g., charge amplifier noise) are comparable to the input, there is a significant reduction in pixel dynamic range. This paper reports an integrated pixel amplifier circuit using a-Si TFTs based on the CMOS active pixel sensor (APS) technology [4] . The APS performs in situ signal amplification providing higher immunity to external noise, hence preserving the dynamic range. The current-mediated APS readout circuit was previously presented as a short note [5] . This paper constitutes a comprehensive version providing additional details on its operation, design, and performance pertinent to gain, noise, and a-Si metastability.
II. OPERATION
Unlike a conventional PPS, which has one TFT switch, there are three TFTs in the APS pixel architecture. This could undermine the fill factor if conventional methods of placing the sensor and TFTs are used [3] . Therefore, in an effort to optimize the fill factor, the TFTs may be embedded underneath the sensor to provide high-fill-factor imaging systems [1] , [2] .
Central to the APS illustrated in Fig. 1 is a source-follower circuit, which produces a current output (C-APS) to drive an external charge amplifier. Here, the APS array architecture is assumed to be column-parallel, i.e., one charge amplifier per column so that an entire row can be read out simultaneously. The C-APS operates in three modes.
• Reset mode: the RESET TFT switch is pulsed ON and charges up to through the TFTs ON-resistance. is usually dominated by the detector (e.g., a-Se photoconductor [2] or a-Si photodiode [3] detection layer) capacitance.
• Integration mode: after reset, the RESET and READ TFT switches are turned OFF. During the integration period , the input signal generates photocarriers discharging by and decreases the potential on by a small-signal voltage .
• Readout mode: after integration, the READ TFT switch is turned ON for a sampling time , which connects the APS pixel to the charge amplifier and an output voltage is developed across proportional to . Operating the READ and RESET TFTs in the linear region reduces the effect of inter-pixel threshold voltage nonuniformities. Although the saturated AMP TFT causes the C-APS to suffer from FPN, using CMOS-like off-chip double sampling 0018-9383/03$17.00 © 2003 IEEE Fig. 1 . Current-mode active pixel schematic, readout timing diagram, and a-Si circuit micrograph [5] .
[4] and offset and gain correction techniques can alleviate the problem.
III. GAIN

A. Theory
When photons are incident on the detector, electron-hole pairs are created leading to a change in the charge at the integration node. The change, due to a sensor input, in the charge detection node bias voltage at the gate of the AMP TFT occurs as described in [5] (1) where is the change in the input signal charge of the sensor on due to incoming X-rays and is the corresponding change in the integration node bias voltage. In a typical diagnostic medical imaging fluoroscopic array, using the above equation with pF and medical imaging data from [2] (where the minimum and maximum input signals for diagnostic fluoroscopy are 1000 and 100 000 electrons, respectively), a maximum of 16 mV for fluoroscopy can appear at the integration node.
The linearity of the C-APS architecture was previously discussed in [5] where the current-mode APS readout circuit was found to be linear during small-signal circuit operation. The small-signal condition [5] on the maximum allowable voltage swing at the C-APS integration node is repeated below for convenience as (2) Thus, for a V and a V, the pixel's output is linear for voltage swings as high as V (which is more than sufficient for digital fluoroscopy).
During small-signal operation, the change in the amplifier's output current with respect to a small change in gate voltage is (3) where is the transconductance of the AMP and READ TFT composite circuit and represents the small-signal voltage at the gate of the AMP TFT. The transconductance of the composite circuit may be obtained by observing that is the bias drain current in both transistors. A simplistic MOS Level 1 model is used here to obtain insight although more exact results are obtained via simulation using a previously developed a-Si TFT model [6] , [7] . Assuming that the READ TFT operates in the ohmic region with a constant resistance, , equating the of the AMP and READ TFT yields (4) and (5), shown at the bottom of the page, where is some constant relating the effective mobility , gate capacity and aspect ratio of the TFT ( in the c-Si MOSFET Level 1 model). Based on (4) and (5), must be minimized and must be maximized to achieve high . However, care must be taken to ensure that (4) (5) does not saturate the charge amplifier. Thus, charge amplifier saturation at high APS biases limits the maximum achievable . Using (1) and (3), the charge gain [8] stemming from the drain current modulation is (6) The charge gain amplifies the input signal, making it resilient to external noise sources. The corresponding voltage gain can be calculated using (3) and assuming a constant . Then, for the charge integrating circuit in Fig. 1 can be written as (7) Using (6) and (7), the charge gain can now be related in terms of voltage gain as (8)
B. Measurements and Discussion
The APS test pixel, consisting of an integrated a-Si amplifier circuit in a m pixel area, was fabricated in-house and is shown in Fig. 1 . The small-signal linearity is within 5% of the theoretical value and is shown in Fig. 2(a) . For the linearity measurement, the charge integrator shown in Fig. 1 was disconnected from the APS readout circuit and the small-signal output voltage was measured. In addition, small-signal voltage gain measurements were performed on the APS test circuit using the charge amplifier of Fig. 1 (a Burr-Brown IVC102 model), V, , and pF for various READ pulsewidths and supply voltages . The results are also shown in Fig. 2 
(a).
Theoretical voltage gain (based on (7) where ) and experimental results in Fig. 2 (a) agree reasonably well with a maximum discrepancy of about 10%. The verified theoretical model of (7) was extended to predict charge gain in Fig. 2 (b) using (8) for different values of , pF and [for s in Fig. 2(a) ]. Theoretically, using a low-capacitance sensor (i.e., small ) provides a higher charge gain, which minimizes the effect of external noise. In addition, minimizing will also reduce the reset time constant (which comprises mainly of the RESET TFT ON-resistance and ), hence reducing image lag [9] . Like other current-mode circuits [8] , the C-APS, operating at a maximum of 30 kHz (for diagnostic fluoroscopy), is susceptible to sampling clock jitter. However, off-chip low-jitter clocks using crystal oscillators can alleviate this problem.
The advantage of the current-mediated APS over PPS pixels in diagnostic medical X-ray imaging applications lies in amplifying the sensor input signal electrons via the charge gain . More significantly, the pixel (because of its circuit gain) offers potentially reduced patient X-ray doses for all diagnostic medical imaging modalities, hence improving the safety standards associated with current X-ray imaging practices. In contrast to a voltage-mediated a-Si APS [10] , the main benefits of the current-mediated architecture lie in both gain and speed:
• Gain: the source-follower TFT in the voltage-mediated APS directly translates the voltage from the integration node to the output node at the external resistance with a gain 1. In contrast, the C-APS architecture gives both a voltage and a charge gain where the charge gain is instrumental is combating noise.
• Speed: the relative ON-resistances of a-Si TFTs are quite large (in M ). Coupled together with large-array column line capacitances ( is typically 50-100 pF) at the output node that must be charged and discharged repeatedly, the rise and fall times become prohibitively large, making the voltage-mediated architecture unsuitable for real-time applications. In contrast, the current-mediated APS is directly coupled to the virtual ground input of a charge integrator (effectively shunting to ground). Here, the charging up of the charge amplifier feedback capacitance depends on the slew rate of the amplifier. 
IV. NOISE PERFORMANCE
A. Thermal and Flicker Noise
During readout, the circuit of Fig. 1(a) reduces to a sourcefollower stage with source degeneration as shown in Fig. 3(a) where the READ TFT switch ON-resistance provides the degeneration in the AMP TFT's source. Modifying the small-signal model to include independent noise sources, the equivalent circuit is shown in Fig. 3(b) where the noise is sampled on the column charge amplifier capacitance . Here, is the sum of capacitances between the detector node and ground and is the gate-source parasitic capacitance of the AMP TFT. In steady state, the AMP TFT operates in saturation while the READ TFT operates in the linear mode. Hence, the READ TFT switch is represented by its ON-resistance . The TFT switch ON-resistance may be approximated as . In Fig. 3(a) , represents the noise current from the AMP TFT while represents the noise current from the READ TFT.
A nodal analysis in the frequency domain of the equivalent circuit of Fig. 3(b) yields the noise voltage at the output , defined in (9) at the bottom of the page. Equation (9) can be simplified by assuming and that (i.e., the operating frequency is far from the pole of the parasitic ) to yield (10) From (10), the spectral density of the noise at the output may be expressed as (11) where represents the bandwidth of the APS circuit, is related to the transconductance of the AMP TFT, and is the ON-resistance of the READ TFT switch. The noise variance at the output can be computed using thermal and flicker noise expressions suitable for a-Si TFTs. For thermal noise, we have where , , is the circuit bandwidth, and is the classic noise bandwidth of a first-order low-pass filtering circuit.
For flicker noise, we have (13) where and are flicker noise coefficients of the saturated AMP and linear READ TFTs, respectively, and is the time of observation of the flicker noise [11] . Here, expressions for a-Si:H TFT flicker noise coefficients are given as [12] , [13] (14) However, when the APS is used in imaging applications, the READ TFT is pulsed, causing the flicker noise performance to change. Here, double sampling is essential to perform offset and (9) gain corrections for proper operation of the APS. With double sampling, the effect of nonuniformities as well as any dc components including low-frequency flicker noise [14] is mitigated. However, the thermal noise components from the AMP and READ TFTs, the reset noise, and the amplifier noise are all increased since they are uncorrelated sources. Using and noting that the thermal white noise sources are uncorrelated here, the output thermal noise with double sampling is (15) Similarly, using previously derived results [14] , the output flicker noise with double sampling becomes (16) Here, as detailed in [14] , is an integral that accounts for the bandpass filtering effect of double sampling on flicker noise (17) where and is the time between the pixel output and reset output samples. For small , the function resembles a bandpass filter that eliminates low-frequency and dc noise.
In the case where the output is not subject to double sampling, the contributions of the uncorrelated noise sources are that of the unsampled case. The output thermal noise without double sampling is written as in (12) . Similarly, the output flicker noise for a single pulse reduces to (13) . In this case, however, the observation time is defined as the pulse width of the READ TFT sampling signal [11] , [14] . For a real-time, 1000 1000 pixel, fluoroscopic array (based on a column-parallel architecture) operating at a frame rate of 30 Hz, the READ TFT for each pixel is clocked at 33 s. Hence, is 33 s and, thus, the lower limit of integration in (13) becomes 30 kHz.
B. Reset Noise
The thermal noise of the RESET TFT ON-resistance is low-pass filtered by the pixel capacitance and stored on during reset. Although it is possible to approximate this noise as , it is more accurate to include the effect of the feedback AMP TFT parasitic capacitance . Then the effective capacitance at the detection node becomes [14] ( 18) where is the dc gain of the AMP TFT buffer. Therefore, the reset noise becomes (19) Referring to Fig. 3(b) , the dc gain can be accurately estimated by including the AMP TFT ON-resistance in saturation as (20) In addition, if double sampling is implemented, the reset noise variance doubles to give .
C. Charge Amplifier Noise
The amplifier noise can be modeled as having a fixed noise component in addition to an input-capacitance-dependent component [15] (21)
Here is a constant determined by the design properties of the charge amplifier (e.g., input FET noise) and is the external capacitance loading the amplifier input node. This includes the parasitic capacitances on the data line such as the of all of the READ TFTs in the column as well as the overlap capacitance of data and gate lines. A typical value for the amplifier noise is about 1700 electrons [2] , [16] where the base noise electrons, pF, and area is assumed [2] . With double sampling, the noise variances doubles and, thus, the rms noise increases to 2400 electrons.
D. Total Output Noise and Input Referred Noise
Since the various APS noise sources are uncorrelated, the noise on after double sampling becomes (22) where is the voltage gain of the current-mediated APS connected to the charge integrator and was determined in Section IV-C. Note that, since the reset noise occurs at the same node as the signal, the charge gain increases both the reset noise in addition to the sensor input.
can be referred back to the input of the APS at the gate of the AMP TFT to give as
For the purposes of charge gain, it is beneficial to examine the noise from the standpoint of number of electrons. From (22) and (23), noise equivalent output electrons and noise equivalent input electrons can be determined. Here, denotes the electron charge 
E. Measurements and Discussion
Current-noise-power spectrum ( in A Hz) measurements were previously presented in [18] for a-Si TFTs fabricated at the University of Waterloo using an in-house fully wet-etched 260 C process. The results concluded that the a-Si flicker noise current PSD measurements were consistent with previous findings [12] , [13] . Specifically, it appeared that the fabricated a-Si TFTs followed Hooge's theory regarding bulk mobility fluctuations as the cause of noise. In addition, the thermal noise was in good agreement when fitted to the crystalline silicon MOSFET equation (a simple and heuristic model for predicting the channel thermal resistance in a-Si TFTs) at large biases, but less accurate as the TFT approaches saturation, thus requiring a more accurate model for the TFT ON-resistance. This result also concurs with previous findings [13] .
The APS noise measurements were carried out for the fabricated test a-Si APS device shown in Fig. 1 . , , and (the READ TFT bias) were all provided by high-amp-hour dc batteries while an ac-coupled Perkin-Elmer 5182 transimpedance amplifier was used to amplify the noise signal to levels readable by the HP 3562 A spectrum analyzer. The RESET TFT gate was grounded during this measurement. The ac gain of the amplifier was set at 10 for a bandwidth of 20 kHz. The noise measurement setup is depicted in Fig. 4(a) . All noise power curves were reconstructed from narrow-band measurements averaged at least 25-50 times and higher for low frequencies. The system noise was at least one order of magnitude lower (at high frequencies) than the APS output noise and was subtracted from each measured power spectrum. For each measurement, acquisition began a half hour after application of the bias voltages to allow the APS bias current and the noise to stabilize. To extract input noise voltage PSD V Hz , the system (i.e., APS readout circuit plus the transimpedance amplifier) voltage gain had to be measured over all frequencies of interest for each biasing arrangement. Then, the measured gain was used to adjust the output noise voltage PSD to obtain the input noise PSD at the gate of AMP TFT. Fig. 4(b) shows the input noise PSD for a few APS biasing arrangements where it is noted that the input noise voltage PSD increases with increasing AMP TFT bias but decreases with increasing READ TFT bias . This follows directly from the noise voltage PSD expressions for the Hooge theory of flicker noise where the flicker noise voltage PSD is directly proportional to TFT gate voltage in the saturation region but inversely proportional to the TFT gate voltage in the linear region. The measured data appear to be in good agreement with the theory. The values of the Hooge coefficients used here are extracted from previous data [18] , whereby for TFTs in saturation and for TFTs operating in linear. Also, the mid-band gain increases for increasing (read as a decrease in ), which follows from (5) relating (and hence gain) to in Section IV-D. Integrating the area under the noise curves retrieves the input referred rms noise voltage for the APS. The lower limit of the integration, as mentioned previously, is usually determined from the frame rate of the imager. From Fig. 4(b) , it is evident that the noise of the APS is dominated by flicker noise of the AMP and READ TFTs. However, when the APS is used in imaging applications, the READ TFT is pulsed, causing the flicker noise performance to change. In addition, for APS circuits used in digital imaging, double sampling, used to perform offset and gain corrections for proper operation of the APS, mitigates the effect of nonuniformities as well as any dc components including low-frequency flicker noise. Using the theory presented previously in this section, the results of an APS noise analysis with double sampling are presented in Table I and appear promising for diagnostic medical imaging (particularly for real time fluoroscopy where the minimum signal is only 1000 electrons).
The noise and gain analyses so far indicate that a decreasing provides the dual benefits of decreased noise and an increase in charge gain. However, using conventional co-planar pixel architectures where the sensor and TFTs are placed side by side gives rise to a tradeoff between noise performance, charge gain, and fill factor. For a small , the reset noise decreases, and the charge gain increases but the fill factor shrinks since the sensor area must be reduced to get a smaller . However, for the a-Si APS circuit, it is desirable to maintain a high fill factor while shrinking . Embedding the TFTs underneath the sensor in a fully overlapped pixel architecture [1] , [17] allows the pixel to achieve a near 100% fill factor. A small in addition to a high fill factor can be achieved by using a thick, continuous layer sensor [2] such as an a-Se photoconductor for detecting X-rays. In digital fluoroscopy (250 250 m pixels), the a-Se photoconductor thickness ranges from 0.5 to 1 mm which gives , an additional physical storage capacitor is usually designed into the pixel at the integration node to prevent the node voltage from rising excessively due to the increased dynamic range because large voltages at the integration node can cause problems ranging from output nonlinearity to TFT breakdown [2] .
Embedding the TFTs underneath the sensor also provides a second benefit by making a large portion of the pixel area available for additional TFT circuitry or larger TFTs. Since the charge gain partly depends on (which is a direct function of the size of the input stage AMP TFT of the APS), the additional area available in a fully overlapped architecture can be used to achieve much larger TFTs and hence . Note that, in addition to increasing and decreasing , can also be made higher by increasing , the sampling time of the READ TFT as shown in (6).
V. METASTABILITY
The threshold voltage of an a-Si TFT shifts under prolonged gate bias stress, and TFTs show different threshold voltage shift behavior under positive and negative gate bias stress. This anomalous behavior is attributed to two main mechanisms: 1) charge trapping and 2) defect state creation [19] . In addition, a-Si:H TFTs exhibit different behavior for pulsed positive and negative stress voltages [20] , [21] . The shift due to positive pulse bias stress is almost independent of frequency of operation but, for negative pulse bias stress, the decreases in magnitude with increasing frequency [20] . In general, smaller duty cycles induce less since the effective stress time is decreased. This allows the created defect states to relax and/or charges can detrap during the "OFF" cycles [21] .
For the APS pixel, there are three TFTs of concern: READ, AMP, and RESET and their performance depends largely on the application of the APS. If medical imaging is chosen as an example, a large factor aiding the APS stability here is the reduced TFT duty cycle for diagnostic medical imaging applications. For example, in a 1000 1000 pixel real-time fluoroscopic imager, the TFTs are clocked 33 s every 33 ms (i.e., a duty cycle of 0.1%).
One method [20] of preserving the in TFTs is by application of bipolar clocking voltages. Since a positive pulse serves to increase the and a large negative pulse can reverse this shift, applying negative pulses to the TFT during the OFF cycle can minimize the . To illustrate this effect, Fig. 5 (a) shows the stabilizing for a bipolar pulse. However, an additional constraint for medical imaging applications is the low TFT leakage current requirement. For the RESET TFT, it is essential to prevent any excessive TFT leakage that can corrupt the signal accumulating at the AMP TFT gate. For the READ TFT, since READ TFTs in an array column are all connected to a single column charge amplifier (up to 1000 column pixels in digital fluoroscopy), their leakage currents are added. If comparable, this aggregate READ TFT leakage current can corrupt the small output signal of the APS pixel being read out. Therefore, the magnitude of the TFT negative voltage in the OFF state must be limited to satisfy the low leakage current requirement. As illustrated in Fig. 5(b) , reducing the duty cycle can severely reduce the and thus, for the APS READ and RESET switch TFTs, bipolar clocking pulses to provide a small switch resistance in the TFT ON state (for high ) and a small leakage current in the TFT OFF state can be designed to give a constant . However, for the saturated AMP TFT, a positive bias of approximately V exists across the AMP TFT during the pixel OFF state. Fortunately, due to its small positive value, the 2 V bias has limited effect on the positive as illustrated in Fig. 5(b) . Details of the measurement were presented previously in [22] .
To illustrate the effect of any on the APS readout circuit (comprising of the AMP and READ TFTs), measurements were carried out on the fabricated a-Si APS pixel for different bias voltages. The READ TFT was biased at 12 V in the ON state for low ON resistance , 5 V in the OFF state since that voltage gives the lowest leakage current value for the fabricated TFTs and with a duty cycle of 10% at a frequency of 30 Hz. The results in Fig. 6 indicate that the composite circuit transconductance, , defined in (5), which is directly related to the APS charge gain, does not vary beyond some initial drop for the bias voltages used. This is a direct consequence of choosing appropriate bias and clocking voltages and the READ TFT switch acting as a feedback source resistor for the AMP TFT, stabilizing for small changes in .
VI. CONCLUSION
This paper presents a current-mode on-pixel a-Si amplifier for higher immunity to external noise sources associated with the charge amplifier and data line in an imaging array. Measurements show excellent linearity and high gain where the charge gain can be made programmable by appropriate selection of bias voltage and sampling time. In addition, the circuit possesses an inherent immunity to small shifts in the threshold voltage of the TFTs, which are induced by the intrinsic material defects associated with the amorphous silicon and amorphous silicon nitride films in the TFT. Also, the noise performance of the APS readout circuit appears promising for noise-vulnerable digital imaging applications such as fluoroscopy.
